Abstract-The structure of microprogrammed processors is largely determined by the state of (semiconductor) technology and the requirements of the task of emulation. We discuss the impact of LSI components on microprogrammable processors and in particular, the effect of large memory arrays, LSI microprocessors (bit-slices), programmable logic arrays, and high-speed shifters.
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A secondary theme of this article is that microprogramming differs very little from "regular" programming. We argue that the right approach to understanding microprogra nning is to recognize that it is primarily applied to the task of emulation. We review the requirements of the emulation (interpretation) task and indicate what capabilities a microprogrammable processor needs to have in order to make the process of emulation efficient. We conclude with a taxonomy of microprogrammable processors.
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I. INTRODUCTION
T HE STRUCTURE of microprogrammed processors, and microprogramming in general, is largely determined by two factors: the state of (semiconductor) technology and the task of emulation. Therefore, this article first reviews those technological advances as well as those constraints and demands imposed by the emulation process that have shaped the evolution of microprogramming. We then use these observations to put the past developments of microprogramming in perspective and forecast the major developments in the years ahead.
The other main theme of this article is that trying to characterize and understand microprogramming in terms of how it differs from ".regular" programming is a fruitless exercise. The futility of this approach can be seen by the numerous, contradictory definitions on microprogramming in the literature (Rosin [14] , Wilkes [21] , Mallach [10] such as the speed of main memory to that of the control (micro) memory, are easily rejected on the basis of existing processors that are commonly recognized to be microprogrammed processors yet do not possess the required features.
Most of this confusion in alternative definitions comes from the fact that microprogramming has been used in two very different ways: 1) as a hardware implementation technique to economically implement a complex instruction set or a small number of different instruction sets on a single processor, and 2) as a software technique to provide programmers with an extra degree of representational freedom, i.e., develop multiple instruction sets, each one appropriate for a particular task domain. The technological use of microprogramming has been the dominant justification for the development of the vast majority of microprogrammable processors in the past decade. But as the cost of software began to become the major cost of a computer system, the use of microprograming as a technique for making a computer more convenient to program has and will continue to become the more important application.
The most direct approach to understanding microprogramming is to recognize that it is primarily applied to the task of emulation (interpretation). Through this approach it is possible to understand and predict the evolution of microprogramming independent of a particular technology and type of instruction set being emulated.
The process of emulation will be taken up in considerably more depth in Section III, but it will be useful here to briefly look at the different processors used to emulate a Basic machine. On the one hand there are the HewlettPackard 2100, DEC PDP-11, and PDP-8 that have timesharing systems supporting Basic. The only language available to the user is Basic and the architecture of the processor is hidden from him. On the other hand there are the Basic programmable-calculators available from-IBM (i.e., the IBM 5100), Hewlett-Packard (Spagler [15] ), and Wang Laboratories that operate as Basic machines: their input keys and displays are tailored to the Basic language. It is difficult to insist that the HP-2100, PDP-11, and PDP-8 are not microprogrammed processors while the "hidden" processors in the IBM, HP, and Wang Basic calculators are microprogrammed. The only characteristic all these processors have in common is that they are emulating Basic and a good case can be made for dropping the term "microprogramming" altogether-and-simply using "emulation" in its place. However, we will continue to use the term "microprogramming" here since it is so widely used and it is a convenient way to indicate that we are discussing programming as it applies to emulation (and interpretation) rather than programming in general.
Following our discussion of technology and emulation, we then discuss specific hardware and software techniques for emulation. A number of different types of microprogrammed processors are also included as examples.
II. SEMICONDUCTOR TECHNOLOGY
The state of the art in semiconductor electronics has had a profound effect on the feasibility of microprogramming. Prior to the 1960's the only effective means of implementing a high-speed control store was to use a diode matrix. This was the technology used by Whirlwind I (Everett [3] ) and suggested by Wilkes in his original paper on microprogramming [22] . Figs. 1 and 2 show the structure of these control units. As long as these diodes were discrete components, a control store of any reasonable size was too expensive to compete with alternate implementations using random logic (e.g., over 30 000 bits of control storage are required to implement the full PDP-11 architecture on the DEC LSI-11, while the Whirlwind I had only 4800 "bits" in its control store). It is important to realize that both structures are just the control parts of their processors and are alternatives to conventional sequential control circuits as shown in Fig. 3 The other LSI components that are having a major impact on the evolution of microprogramming are the LSI microprocessor chip sets.' The Intel 3000 2-bit processor bit-slice,2 the AMD 2901 4-bit processor bit-slice, and the Western Digital microprocessor set are the most popular versions of this type of component. These LSI microprocessor components implement the major registers, data paths, and arithmetic unit in-LSI packages. They all rely on microprogramming to specialize their behavior to the appropriate "target" architecture (e.g., PDP-11, HP-2100, disk channel, communications processor).. Since it will be much more cost-effective to implement the next generation of small computers using these LSI microprocessor components, microprogramming will take on an even more central role in the implementation of small computers.
Memory arrays and LSI processors are not the only 1 By now, the term microprocessor has become a terribly overworked word. It is commonly used in at least three ways. 1) A microprogrammable processor. In other words, the processor that fetches and executes the microinstruction sequence which is used to emulate the "target" machine. We will continue to call this processor a microprogrammable processor.
2) A processor with very small data types (e.g., 8-bit words), a relatively limited instruction set, and usually implemented in one or a small number of LSI packages. The most common examples are the Intel 4040, Motorola 6800, and the Intel 8080. The character (or digit) oriented processor is not considered in this paper.
3) Any processor whose registers, data paths, and arithmetic unit are implemented in a small number of LSI components. For example, the DEC LSI-11 and the CMU-11, a PDP-11 built with Intel 3000 components (McWilliams et al. [111) . Here "micro" refers to the small numbers of integrated circuits needed to implement the basic processor, not the small size of the data types. We use the term LSI microprocessor to refer to these types of processors.
2 An LSI component is characterized as a bit-slice component if multiple copies of the component can be connected together so as to form an arbitrary-width processing element. For example, by connecting together 3, 4, or 8 ADM2901 4-bit processor bit-slices, respectively, a 12-, 16-, or 32-bit processing element can be constructed. easily be constructed. The ability of cheaply implementing a fast shifter makes variable-length byte extraction, a common process in emulation, a much easier task.
As will be detailed in the next sections, these technological advances will lead to microprogrammable architectures that are more uniform in structure (less ad hoc), easier to program, and can more efflciently emulate a wide variety of different and more complex instruction sets.
III. THE PROCESS OF EMULATION
As we stated in the Introduction, the right approach to understanding microprogramming is to examine the task it must perform: emulation. This view is especially appropriate given that a major trend in the use of microprogramming over the last few years has been towards more generalized emulation; this trend has occurred inn terms of both the number and complexity of machine languages capable of being efficiently emulated on a single microprogrammable processor. Architectures such as the Burroughs B1700 (Wilner [23] ), which was designed for efficient emulation of algebraic block-structure languages, and SAAB FCPU (Lawson and Smith [6] ), which provides general emulation capabilities in a high-speed processor, are examples of this more general approach to emulation. This trend should be heightened in the future as the variety and complexity of tasks being programmed on a single processor continues to increase. Thus this section spells out in detail the task of emulation and through this discussion indicates the appropriate representational framework and associated operations for efficiently performing an emulation (interpretation). In the next section we tie together our observations on emulation and technology to predict the future evolution of microprogramming.
An interpreter can be characterized as a system that carries out the execution of a program in one representational framework by dynamically mapping each statement (instruction), at the point it is to be executed, into an execution sequence of statements in another environment which realizes the semantics of the mapped statement. Given this definition of interpretation, emulation could be defined as the special case in which the interpreter maps into an environment which is directly executed by the hardware (e.g., in a microprogrammable machine, this environment would be microcode instructions). However, this type of distinction between interpretation and emulation is often very fuzzy. For example, consider the interpretation of the IBM 7090 on the IBM 360/65 which involves the use of two environments (Tucker [20] ), i.e., 360/65 microcode and 360 machine code which is, in turn, emulated in the microcode.
This example also points up the difference between actions which are done solely for the sake of interpretation control and information (mapping actions) and those which actually cause the interpreted program to be executed (execution actions) (Mitchell [12] ). In this example, mapping actions were programmed in a different representation environment than execution actions, respectively 360/65 microcode and 360 machine language. As will be discussed later, the appropriate environments for expressing these different types of actions and the interface between them is one of the keys to understanding the evolution of microprogrammable processors and how the emulation task differs from other computational tasks. For example, the SAAB FCPU explicitly recognizes the distinction between mapping-and execution actions by providing separate, asynchronous processing elements for each type of action.
The other key to understanding the emulation process is based on a static view of this process in contrast to the dynamic view in terms of mapping and execution action so far presented. A static view of emulation comes from understanding the relationship between the two environments the emulator operates on (maps between), i.e., the environment to be emulated (machine language) and the environment directly executed by the hardware (microcode language). An environment consists of: 1) a data and control state image which includes, for example, in a conventional processor, its set of working registers (accumulator, index register, program counter, interrupt register, etc.) and its main memory which-hold data and program; 2) a set of primitive actions which can be used to modify and test the state image; and 3) a set of control rules which decide, based on the current status of the control state image, the sequence of primitive actions to execute. The ease with which each of these aspects of an environment to be "interpreted" can be imbedded into the corre- 1) The data and control state image of target (emulated) machine can be easily imbedded into host (microprogrammed processor) machine.
2) The decoding and control sequencing function can be implemented efficiently. (In conventional instruction sets most of the work involves decoding, but in the emulation of higher level languages, much less of the total effort is spent on decoding.)
3) Microinstruction semantics can operate on the imbedded state image of the emulated machine in the same way the emulated instruction does on its state image.
In the initial use of microprogrammable processors for emulation, each of these aspects that contributes to efficient emulation could be easily attained because the environment(s) to be emulated was known before the design of the processor. This prior knowledge resulted in the design of a microprogrammable processor that had a state image and instruction semantics that were compatible with the emulated environment, and a hard-wired version of the mapping action (control and decoding) between environments. However, as unanticipated and more complex environments began to be emulated a more general approach was needed: 1) a generalized decoding structure; 2) a means of statically reconfiguring, for the duration of an emulation, the state image, control structure, and primitive operation of the execution environment so that these aspects more nearly match those of the emulated environment (Lesser [9] );
3) a means of dynamically modifying the microinstruction semantics based on parameters which are specified in the emulated instruction, i.e., microinstruction as a parameterized template (Lesser [8] ). Another way of viewing this requirement is the need for clean, efficient interface between the output of mapping actions and semantics of execution actions.
These requirements for generalized emulation together with the technological advances described in the last section, have led to the following concepts being incorporated into more advanced microprogrammable processors: 1) Flexible bit extraction and manipulation for generalized decoding: a) barrel shifter and mask capability (B1700, FCPU); b) insertion of data in an arbitrary field of an internal register (FCPU 1) a primitive unit of information which is the bit string;
2) a capability for dynamically reconfiguring both the internal and external environment of a microprogrammable processor, i.e., word width, number of general registers, control structures, register bussing connections, arithmetic mode, etc.;
3) a capability for constructing complex-address mapping functions. These are capabilities that are desirable in almost all types of computer environments. The important point is that they are crucial for effective emulation, i.e., these features should be looked at in terms of a matter of degree rather than specific function when comparing with other task domains.
The future of microprogrammable processors will inevitably result in a more generalized version of these concepts as technology permits. However, the aspect of microcomputer architectures that will probably receive the most attention in the next ten years is their control structure. The control structure will play a more important role in future years because one of-the dominant trends in programming languages is towards more complex control 1004 structure (i.e., coroutine, data flow models, parallelism, etc.). Inevitably, these more complex control structures in future programming languages will be reflected in the target machine languages. In addition to the techniques detailed in the last section for general-purpose emulation, there are also techniques for making it easy to microprogram many large emulators. A list of techniques, in approximate order of increasing generality, include the following.
1) More high-speed working registers: Efforts to minimize the size of the processor state is not as strong in microprogrammed processors as it is in more conventional processors.
2) Larger control stores: Much of the current involuted character of microprograms is a result of squeezing a complete emulator into a small space (e.g., 256 words) and more reasonable (micro-)programming will be possible with larger control stores.
3) N-way branches (case statements): The ability to test several conditions and branch to any of several sections of code which service them. 4) (Micro)subroutines: The ability to invoke a function 5) Memory management: Multiprogramming is already a common practice. For example, emulators for central processors, several I/O processors, and microdiagnostics often reside in the same control store. Problems of protection, relocation, and using overlays or paging from backing stores are issues of emerging concern in microprogramming.
6) (Micro)interrupts: Useful when multiple emulations are being run on the same processors.
The hardware components which initially supported microprogramming were adequate speed ROM's and multiplexers. ROM's provide tables to encode, decode, and sequence control. Multiplexers extract fields, assemble conditions for testing in parallel, and select control information from registers containing the higher level instructions (indirect control) rather than from the microde (direct control). The next advance came with the availability of high-speed, random-access, alterable memory. With these, microprograms are easily corrected, extended, or swapped for those which provide different functions, for example, machine diagnosis (microdiagnostics). More recent advances in technology have made available lowcost, small-sized shifters, associative memories, PLA's, and decimal arithmetic units. The fast shifter is the most important of these since it easily extracts fields from instructions being interpreted or data from special formats, such as floating point numbers.
To understand the implication of hardware and software techniques it is necessary to consider their application. The next section provides detailed examples. At this point the uses of microprogramming can be decomposed into two dimensions. The first compares designs by the level of language supported. The range includes assembly, intermediate, and high-level languages. The second dimension orders machines by the number of environments supported, typically subdivided in two classes, one and many. Over the last decade the number of environments has increased and their level has risen from the assembly toward the procedure oriented. In the past when several environments were provided, one at a time was selectable from a small, fixed set.
By observing the development of assembly-level programming techniques and by observing the parallel development of microprogramming so far, a reasonable prediction would be the continuation of the trend. If so, the next step will be the generalization and sharing of resources at the microprogram level. First, relocation and protection schemes for alterable microstores will be developed. Then memory management and demand paging (caching) schemes to effect the ability to run large microprograms in comparatively little physical space will be included. The dynamic allocation of microstore address space will probably require a microoperating system with fewer tasks than conventional ones but many similarities with respect to space allocation techniques. To facilitate writing and checkout of so much code, high-level languages or reference data specified indirectly at a higher level. 10Q5 designed for microprogramming will be developed, just as they are now being used more and more as a tool for developing system programs today.
To support these advances in microprogramming software, hardware must be provided. The most important advance on present components is larger microstores made possible by faster and denser memories. As an alternative to a fast, large microstore the cache structure could be used to combine a small, very fast primary microstore with a larger, slower secondary one. Similarly, demand paging requires a fast swapping medium. This might be provided by a high-speed, low-capacity solid-state disk with low latency.
Given the ability to execute so much microcode what use might be found for it? Extrapolating from today's machines and keeping the needs of emulation in mind, one natural application would be to provide multiple programming environments. By this is meant a time-shared computer system whose users divide into classes each requiring the same environment. Some of these would be machine languages for (Everett [3] ) formulated the control part as an encoding in a changeable, diode array memory (see Fig. 1 ). From this Wilkes extended the coding and coined the word "microprogramming" (Wilkes [22] [19] ) was actually a set of about 10 computer models implementing the same instruction set covering a performance range of about a factor of 300 and a price range of about a factor of 100. Over half of the models were implemented using microprogrammed control interpreters.
B. A Fixed Group of Conventional Instruction Sets
Given that a single machine instruction set can be implemented in a single processor, the natural extension is to implement several machines. The earliest implementations of multiple instruction sets in a single physical machine used conventional programming. First-generation, cyclic-access, drum-memory computers were "emulated" using higher speed, second-and third-generation computers with RAM's. An early and extensive use of multiple, fixed machine emulations occurred with the IBM 360 microprogrammed processors as they were used to implement the IBM System/360 instruction set, the 360 I/O processor instruction sets, and several models of earlier IBM computers. However, the design methodology of these computers is not well understood. An approximation to the design process for these machines appears to be: first the primary machine (in this case the 360) is designed; the various other machines to be interpreted are then added to the design by installing their idiosyncrasies (e.g., carry and overflow conditions, state, and special data path breaks) (Tucker [20] , Fuller et al. [4] ), and making it easy to decode their instruction formats.
C. A Variable Group of Conventional Instruction Sets
Given that a single machine can be built that implements several conventional instruction sets (sequentially), can a machine that implements several instruction sets, but on a variable basis, be built? In effect, Standard Computer Corporation attempted such a design in the IC-model 4 and later the MLP 900 [16] , [17] . The main goal of the MLP-900 was to implement an IBM 360, together with other undefined machines, e.g., PDP-10, etc. In essence, the machine was designed with much generality using multiple register sets and a two-stage pipeline for instruction fetching and instruction execution. The variable parts, which cannot be emulated easily by sequencing, were brought to a 4-position, multiple-pole, electronic switch, which permitted up to 4 variable parts to be selected. Each variable part consisted of special-purpose logic to assist in a specific emulation. The myriad of details associated with the I/O-section (e.g., channels and device state words) add more to the system definition job than the central processor itself.
Currently, there are no commercially viable machines that emulate a set of conventional machines (i.e., architectures) on a variable basis. It appears that the machines to be emulated must be determined a priori, in a fixed fashion. Such a machine would permit any one machine to be emulated at a given instant by loading its memory with the information necessary to interpret the target machine. Although this has been done when a large machine interprets another machine, the implication in such a task is that the speed of emulation is essentially that of the target machine. The necessary hardware for this task should be available in the near future and such systems can [23] ) has been built with the goal of either the direct interpretation or the compiling and execution of-several higher level languages. In that it is able to interpret the various languages, and encode the object code in a space of roughly one-half that of a conventional small computer (the IBM System 3), it is successful. However, its success as measured by execution time is not clear for one would also expact a factor of 2 increase in the execution of the object code. There has been no attempt to compare the execution time on a technology-normalized basis. The B1700 has also been used in the direct interpretation of several conventional machines (e.g., IBM 1401 and Burroughs B2500).
Considering all factors, the B1700 appears to be the most general of the microprogrammed machines in exis- troduction, there is a good case for dropping the term microprogramming altogether and simply realizing that many processors are designed to efficiently emulate the instruction set of "target" machine architectures.
The major impact of semiconductor technology on microprogramming is to provide large and fast control storage. Moreover, the emergence of LSI microprocessors, programmable logic arrays, and fast shifters will have a significant effect on microprogramming.
Our review of the requirements of the emulation task pointed to a number of central concepts that are required for efficient emulation. Table I summarizes the major dimensions of emulation for different levels of target machines. In each cell the importance of each subtask is indicated and new concepts or capabilities, not used by a subtask at the previous level, are noted.
